Abstract-Neural recording systems are a central component of Brain-Machince Interfaces (BMIs). In most of these systems the emphasis is on faithful reproduction and transmission of the recorded signal to remote systems for further processing or data analysis. Here we follow an alternative approach: we propose a neural recording system that can be directly interfaced locally to neuromorphic spiking neural processing circuits for compressing the large amounts of data recorded, carrying out signal processing and neural computation to extract relevant information, and transmitting only the low-bandwidth outcome of the processing to remote computing or actuating modules. The fabricated system includes a low-noise amplifier, a delta-modulator analog-to-digital converter, and a low-power band-pass filter. The bio-amplifier has a programmable gain of 45-54 dB, with a Root Mean Squared (RMS) input-referred noise level of 2.1 , and consumes 90
I. INTRODUCTION
N EURAL recording systems are typically concerned with the acquisition of signals from the nervous tissue and with the transmission of these signals off-chip for further processing and analysis. As the signals being recorded are typically very small and noisy, most of the research and development efforts have been directed toward the construction of very low-noise, low-power, and high-gain amplifiers [1] , [2] . To transmit the amplified signals off-chip, much research has also been dedicated to the design of wireless data links [3] - [5] . Thanks to these efforts, there has been tremendous progress in the development of Brain-Machince Interfaces (BMIs) that make use of these implanted microelectronic systems to reproduce as faithfully as possible the signals recorded from the neural tissue and to transmit as much of this information as possible to off-line processing stages [6] - [8] . The off-line computers and signal processing stages are then typically used to process the vasts amount of data being transmitted, for extracting information from interacting populations of neural cells, and for detecting action potentials, sorting them and labeling them according to the potentially multiple neurons that produced them. These systems represent extremely important tools for aiding fundamental research in neuroscience; however as the amount of electrodes for simultaneous recordings in the nervous tissue scales to very large numbers [9] , [10] , the energy and bandwidth required to transmit the raw data to off-chip processing stages increases to levels that are prohibitive for systems that are expected to be chronically implanted, close to the living tissue. To build neural prosthetic devices that can extract information from very large numbers of neurons and decode them in-situ without transmitting this information off-line, it is necessary to develop additional ultra low-power processing stages that can be interfaced to the low-noise neural signal amplifiers and integrated on the same die. In these application scenarios, it becomes important to maximize the information extracted from the raw signals, without necessarily detecting and sorting the action potentials produced by the neurons sensed by the electrodes [11] .
In this paper we present a neural recording and processing system which converts the recorded bio-signals into asynchronous digital events and sends them to a low-power spiking neural network endowed with adaptive and learning abilities for decoding and classifying them on-line. We describe the features of the neural recording and signal conditioning circuits, and present demonstrations of in-situ signal processing using the neuromorphic architecture. The neural recording part of the system comprises a set of circuits that record, amplify, filter, and convert the bio-signals into digital asynchronous streams of pulses (see Fig. 1 ), which are then encoded using the learn and adapt to the changes in the statistics of the signals being processed [16] . The goal of this work is to develop a set of circuits that can convert neural signals and act as sources of events, very much like vision sensor pixels or silicon neurons in AER neuromorphic systems, and to demonstrate learning and adaptive abilities of the neuromorphic architecture connected to them for reconstructing and classifying the recorded neural signals. The combined event-based neural recording circuits and neuromorphic learning architecture represent a self-contained "smart" BMI able to produce relevant low-bandwidth control signals for prosthetic actuators, without requiring power-demanding wireless transmission of raw neural data to off-chip processing units.
The paper is organized as follow: in the next section we describe the neural recording and processing system circuits, together with the analog to digital converters. In Section III we provide experimental measurements from the neuromorphic architecture that characterize the response properties of the neural recording circuits and that demonstrate its ability to classify the signals produced by the neural recording circuits in an experiment in which we used real neuro-biological data measured form anesthetized birds exposed to two different songs. In the Discussion section we discuss about other possible neural models alternative to the one used, for improving the classification of sequences of syllables, and about alternative spiking neural network learning frameworks that can be used to decode the address-events produced by the system. In the Conclusions we summarize the achievements made and present a brief outlook for future work.
II. METHODS
The overall architecture of the neural recording system integrated with the neuromorphic spiking neural network is shown in Fig. 1 . The amplifier designed to record neural-, and in general bio-signals, is a standard Low-Noise Amplifier (LNA), analogous to the one originally proposed in [17] , but extended with an Analog-to-Digital Delta Modulator similar to the one proposed in [18] , with event-generating circuits similar to those used in neuromorphic vision sensors [19] , and with AER asynchronous communication handshaking circuits for producing the desired AEs. In parallel, the analog output of the LNA is sent to other five main blocks: a band-pass filter with pulse Analog to Digital Converter (ADC) output, an ADC delta modulator, two analog "peak" and "trough" filter circuits [20] , [21] , and a basic threshold-crossing spike detector circuit, to investigate potential spike-sorting capabilities of the system. All circuits were fabricated using a standard 0.18 1-poly 6-metal Complementary Metal-Oxide-Semiconductor (CMOS) technology. The complete layout of the system occupies an area of 0.178 .
A. Low Noise Amplifier
The low noise amplifier was designed for amplifying bio-signals in the range, while rejecting the large component that is present at the electrode-tissue interface. Indeed, action potentials typically have amplitudes that range from 5-500 , depending on the distance to the electrode and on cell's size. The bandwidth of the action potential signals is in the range of Fig. 1 represent transmission-gate switches that are used to set the total value, resulting in a programmable gain. The differential inputs are capacitively coupled to reject the potential differences between electrode and reference signal . The main source of noise in the system is thermal noise. The MOSFET pseudo-resistors, in parallel to the capacitor create the low-pass filter with a cut-off frequency at a few Hz. This design has been introduced in [2] , [8] , and it represents a good compromise between performances, power, and silicon area.
The very low-frequency pole is achieved thanks to the fact that the MOSFET pseudo-resistor elements ( in the low noise amplifier section of Fig. 1 ) have a much higher impedance than weak-inversion transistors, i.e., the input transistors of the amplifier ( and ). To achieve low input-referred-noise it is therefore important that the input transistors work in weak inversion with microamp current levels: this can be achieved thanks to the use of very wide input transistors.
The transistor sizes for all transistors that are part of the LNA, and the DC operating point currents are shown in Table I .
B. Band-Pass Filter and Pulse ADC
The band-pass filter has a low cut-off frequency that depends on the properties of a Metal Oxide Semiconductor (MOS)-bipolar pseudo-resistor and the capacitor used, as described in [8] . There is however also a bias parameter that can be used to tune low-pass and high-pass cut-off frequencies. The value of this bias regulates the band of interest, for action-potentials or LFPs. The pulse ADC circuit converts the filtered signal into asynchronous spikes (see top right box of Fig. 1 ). The filtered signal is converted into a current via a differential pair operated in the weak-inversion, or sub-threshold domain [22] and controlled by its and the bias voltages. This sub-threshold current is then copied into the capacitor . Constant positive offset currents can be removed via the "leak" transistor controlled by its bias voltage . As the voltage across the capacitor increases, it slowly reaches the switching threshold of the first pseudo-inverter . As the circuit starts to switch, the current flowing though it gets copied back into the capacitor, therefore implementing a positive feedback loop is activated. This greatly reduces the switching time and minimizes the dissipated current. The fast switching of this pseudo-inverter triggers the generation of the signal, used for the acAER handshaking circuits. The pulse ADC circuit is reset by the signal, coming from the AER asynchronous handshaking circuits (not shown).
C. The Asynchronous Delta Modulation A/D Converter
The Delta Modulation A/D converter circuit consists of an input operational transconductance amplifier with a capacitivedivider gain stage, two comparators, and additional analog/digital circuits to manage the AER handshaking interface. Functionally, this circuit is equivalent to the one used in the Dynamic Vision Sensor (DVS) [19] : it is a self-timed clock-less circuit which produces two types of digital pulses ( or ) if the input signal changes by a fixed positive or negative amount respectively. The output pulses and of the circuit correspond to handshaking request signals for the AER interface. As either of these pulses are produced, the AER receiving circuits will respond with an acknowledgment signal which resets the comparator output to the reference voltage , by shorting the amplifier output to its negative input terminal via the p-FET. This reset state will be held for a period that is determined by the values of the capacitor and leak current. This is essentially a "refractory period" which can be used to limit the maximum rate of AEs produced by the circuit (e.g., to control bandwidth usage).
D. The AER Communication Scheme
A handshaking mechanism ensures that all the digital and events generated at the sender side arrive at the receiver. These signals are encoded using a Bundled Data (BD) representation, in which the address of the channel is conveyed as a parallel word, together with two additional and signals that are required for the handshaking control sequence. In this system time represents itself, and AEs are produced when necessary without the use of a clock signal. In the case of multiple asynchronous channels producing AEs in parallel, an arbitration block would ensure that these signals do not collide, but are transmitted on the shared bus in sequence. The throughput of multi-node/multi-channel AER systems is typically in the order of 5 megaevents/s [24] .
To manage the ADCs output signals and to route the AEs produced, we used an off-chip commercial Field Programmable Gate Array (FPGA) device (spartan-VI). This device represents an optimal development platform which was used mainly for data logging and AE routing. 
E. The Analog Filters: Peak Detector, Trough Detector and Level Crossing
The analog filters include a peak detector circuit, a trough detector circuit and a comparator that acts as a spike detector circuit. This spike detector circuit is used to trigger the measurement of the spike amplitude. The peak and trough circuits are asymmetric voltage-followers in which the amplifier gain and the output offset voltage effect the output of these circuits. They are used to measure the peak amplitude of a spike and the deepness of the hyper-polarization of action potential signals. These features have been demonstrated to be extremely useful in spike-sorting applications [21] , [25] . In the peak detector circuit, the MOSFET acts as a switching element, while the capacitor is the charging element. The circuit is triggered upon the arrival of a digital signal produced by a comparator circuit (not shown; it is a transconductance amplifier with a controllable bias in one of the two input terminals).
F. The Reconfigurable Neuromorphic Processor
We used a reconfigurable spiking neural network processor [23] for carrying out neural processing tasks.
The Reconfigurable On-line Learning Spiking Neuromorphic Processor (ROLLS neuromorphic processor) of Fig. 2(a) contains 256 adaptive exponential integrate-and-fire neurons implemented with mixed signal analog/digital circuits. The neurons are connected to 128 k synapses, of which 64 k implement LTP dynamics and spike-based Hebbian-like plasticity mechanisms [26] , [27] , and 64 k implement STP biologically plausible dynamics. The STP synapses do not implement learning, but are programmable with two possible weight values. In addition the STP synapses can be configured to be either excitatory or inhibitory. Thanks to additional digital logic embedded in each of the synapse blocks, the synaptic matrix allows re-configurable on-chip network connectivity, including fully recurrent networks with all-to-all connectivity. The learning mechanism of the LTP synapses is implemented thanks to spike-based pre-synaptic weight-update circuits and bi-stable long-term drift circuits [28] : while the spike-based internal dynamics of the synapse is analog, its long-term state (determined by the drift circuits) is binary. This removes the requirement of storing precise analog variables on long-time scales in Very Large Scale Integration (VLSI) and greatly simplifies the circuit design. Additional circuits are also instantiated next to the neurons array, to produce the signals that drive the weight update circuits. In Section II-G we describe the mathematical model of the learning rule that determines these signals. We refer the reader to [23] for a thorough description and characterization of the VLSI circuits.
Both the neural network connectivity state and the analog parameters of the synapse and neuron circuits are fully programmable via a high-level Python framework [29] . The combination of low-level reconfigurable hardware with the high-level Python-based programming framework allows the definition of a wide range of spiking neural network architectures, and their emulation in real-time. We used these components and features to readily explore the properties of the different neural network architectures proposed in this work and to process recorded neural signals using the real-time hardware described here for spike-pattern recognition and signal decoding tasks.
G. The On-Chip Learning Rule
The LTP synapse array in the neuromorphic architecture implements a spike-based Hebbian-like learning rule [26] . The weight update rule depends on the timing of pre-synaptic spike, on the the state of the post-synaptic neuron's membrane potential, and on the recent firing history of the post-synaptic neuron. While the circuits that implement this algorithm are deterministic, there is a source of stocasticity in the pre and post-synaptic spike trains, that is used to avoid updating all the synapses in the same way. Upon arrival of a pre-synaptic spike the update rule is described by if and if and (1) in which is an internal analog variable that represents the synaptic weight.
, and refer to the instantaneous up and down jumps of the internal analog variable. The postsynaptic membrane potential at the time of a pre-synaptic spike is , it is compared to the threshold which determines the side of the jump up, or down in the changes. The post-synaptic calcium concentration is described with the term , it is proportional to the recent firing activity of the post-synaptic neuron. The parameters are thresholds that govern whether the weight is allowed to increase, decrease or should not change. Another mechanism that acts on the internal analog variable is a drift mechanism. This drift is described by if and if and (2) The role of this mechanism is to drive the towards one of the two stable states, depending on the value of compared to the threshold . The signals refer to the bounds on the value of . Finally, the binary weight of the synapse is a thresholded version of the variable . (3) where is a threshold function with threshold , and is the maximum synaptic efficacy.
H. The Neuromorphic Classifier's Architecture
The neuromorphic processor has been configured to implement a network of two layers, as shown in Fig. 3 . The first layer of the network is composed of a recurrent pool of 128 neurons that acts as a spiking reservoir [30] : it receives spikeevent inputs from the neural recording system, and it exploits the analog dynamics of the neurons and synapses to enhance the temporal properties of input patterns. All the neurons in the recurrent pool are connected with all-to-all projections to a second read-out layer of 128 neurons. The on-chip reservoir layer remains unchanged during training, while the connections between the first and second layer are plastic: they change their weights depending on the activity of pre and post-synaptic neurons, as described in Section II-G. In the initial configuration these synaptic contacts are reset to their low state. Fig. 4 shows the configuration of the synaptic structure of the neuromorphic processor that implements the network shown in Fig. 3 . The recurrent pool of neurons is implemented in the first 128 neurons that are recurrently connected via the synapses of the STP array. Every dot in Fig. 4 represents a synaptic contact. Different colors in the top left quadrant of Fig. 4 represent the different type of connections. These connections can have two possible weights and can be of two possible types: excitatory or inhibitory. The connections are initialized at random and every neuron in the recurrent pool receives on average 120 inputs, of which 85 excitatory and 35 inhibitory. The bottom right side of Fig. 4 shows the LTP synapse matrix. Synapses in the high state are represented by black pixels. This figure highlights the state of the synapses after training; the on-chip configuration of this network topology only exploits 1/4 of the total synapses available in the device. 
III. RESULTS

A. Low Noise Amplifier Measurements
To characterize the response properties of the LNA to signals with magnitude comparable to that of physiological ones, we applied an input sine wave produced by a Hewlett Packard 33120A Function Generator, setting the amplitude such that after a 100:1 resistive voltage divider the signal was 0.61 mV (the minimum amplitude range measurable by our oscilloscope). The voltage divider was a standard 2-resistor circuit, consisting of a 24.9 resistor and a 249 resistor. Measurements were taken for three different gain configurations, set externally with jumpers to activate or deactivate the input capacitors shown in Fig. 1 . The transfer function for the three gain settings is show in Fig. 5(b) . The highest gain setting gives a maximum of 58 dB, and a flat-band gain of 54 dB between 10 Hz and 2.5 kHz. The circuit still has strong amplification in the low frequency range, but the input has noticeable deformations for frequencies below 3 Hz.
As shown in Fig. 5(c) , the circuit provides very little phase shift in the 2 Hz-200 Hz range, and it is smaller than until above 7 kHz. The gain seems to affect the phase of the output signal at high-frequency ends [see Fig. 5(c) ].
We also tested the LNA with pre-recorded signals from the auditory system of a cricket (Mecopoda Elongata), in which a single electrode was used (data courtesy of Prof. Manfred Hartbauer). The recordings were played with a standard computer audio card and attenuated to scale the signals to physiological levels. In Fig. 5(a) we show the result of this experiment. Since the input signal is in the millivolt range, the amplifier has been set to the minimum gain. This produces an output that is in the range of 200 mv, with no visible deformations on the amplified signal.
The effective Noise Efficacy Factor (NEF) achieved (see Table II ) is not impressive if compared to state-of-the art amplifiers for neural recordings as in [31] - [33] . This is partially due to the limited bandwidth of our amplifier in comparison to state-of-the art implementations that currently achieve effective NEF 4,5 times smaller with similar input-referred-noise values.
B. The A/D Asynchronous Delta Modulator
The output measured from the delta modulator circuit in response to a sine-wave input is shown in Fig. 6(a) . The top trace shows the output of the transconductance amplifier , together with a reconstruction of the signal. When exceeds one of the two thresholds or , the pulse (third trace from the top) or pulse (bottom trace) are produced, and is reset to . The threshold voltages of the delta modulator are set to , . The parameters and represent the incremental step caused by a single AE. For the scope of this demonstration, we calibrated the ADC delta modulator to output the same amount of spikes with a sinusoidal input, as shown in Fig. 6(a) . Fig. 6(b) shows a reconstruction of an action potential measurement. The top plot shows the action-potential signal after amplification with the LNA, superimposed to the reconstruction of the signal from the and events; the middle column shows the node of the asynchronous delta modulator that is constantly being compared with the thresholds; the bottom trace shows the and events. The signal to noise ratio between the two signals is . In Fig. 6(c) we present a measure of the linearity of the ADC as a function of the amplitude of the input signal and of the delta step. The input signal used is a sine wave of 100 Hz. Changes in the step are reversely proportional to the total number of pulses, for a given input signal amplitude. In Fig. 6(d) we show the effect of the refractory period on the signal to noise error ratio. When the system is in the refractory period the input signal is discarded and for this fact the error accumulates. Fig. 7 shows the input and output of the ADC pulse circuit for a linear sweep in the input voltage, in the range . The line plot in the figure shows the reconstruction of the input signal. Fig. 7(b) shows a measurement output frequency of the pulse ADC as a function of the input current. This curve is linear in the mid range of input currents, i.e.,
C. Pulse ADC Characterization
; while it has a clear non-linear drop in frequency for input currents below . This drop is caused by the non-linearities of the input Differential Pair Integrator (DPI), used to convert to the current signal of transistor (see Fig. 1 Pulse ADC).
Signal reconstruction is carried by averaging the mean rate activity of the asynchronous digital output events. To obtain an absolute estimate of the input current, one has to interpolate the mean rate frequency with the characteristic visible in Fig. 7(b) .
D. Binary Classification of Neuro-Biological Recordings 1) Neural Recording Data and Classification Task:
In this experiment we demonstrate the capabilities of the full system composed of the neural recording circuits and the neuromorphic processor. In this demonstration we use real neuro-biological recordings from Zebra Finches, a passerine bird from Central Australia. The data were taken in an anesthetized bird, in the lab of Prof. Hahnloser, and were kindly provided by Jenie Ondracek. The data consist of signals measured by four electrodes of auditory-forebrain neurons while natural sounds were being used as auditory stimuli. We focused on classifying two classes of auditory stimuli that have similar average energies, but different temporal structures: the bird's own song (BOS) [see Fig. 8(a) ], and the reversed version of the bird's own song (REV) [see Fig. 8(b) ]. To this end, we grouped multiple channel recordings for the same class of auditory stimuli (BOS and REV respectively). The full data set consists of recordings from 229 neurons in the auditory forebrain of 16 birds. We used a subset of the data set, and we grouped recordings for six distinct birds. The auditory stimuli were presented in blocks; each stimulus block included consecutive repetitions (ranging from 18 to 60 times) of a fixed set of stimuli (BOS and REV). We used 17 stimuli blocks, and we had in total 2 groups of 32 recordings each with fifty stimulus repetitions. This was done in order to simulate a multi-electrode recording device with 32 parallel channels, whose output is projected to 64 silicon neurons as shown in Fig. 3 (32 2 as every channel is converted in and signals). Every group of recording was presented 28 times during the training phase and was presented 21 times during the testing phase. In Fig. 9(a) we show such grouping for 32 recordings in response to the BOS stimulus. The onset of the stimulus is aligned with the onset of the recordings. Fig. 9(b) shows the output of the delta modulator for 80 ms. The reconstructed trace is shown in Fig. 9(c) . Even though the reconstruction does not faithfully reproduce the original recordings, the timing of all action potentials in the traces is well preserved.
2) Traning the Neuromorphic Classifier:
Training the binary classifier is done by presenting multiple trials comprising signals obtained from grouped neural recordings, jointly with "teacher" signals generated externally. These teacher signals are Poisson spike trains that have a mean frequency of 25 Hz (teacher-false signal) or 150 Hz (teacher-true signal). These synthetic Poisson spike trains are directed to 4 AER virtual synapses which drive the neurons in the perceptron layer. The teacher-true signal drives the perceptron neurons such that they fire at a high rate (of approximately 100 Hz) when the true-class input stimulus is present, while the teacher-false signal drives neurons to fire at low frequency (about 5 Hz) when the false-class stimulus is applied. In this way, the synapses that connect the reservoir pool neurons to the perceptron layer neurons, driven by a teacher-true signal will tend to potentiate, making transitions to the high binary state; while synapses that connect reservoir neurons to the perceptron layer neurons driven by the teaching-false signal will tend to make transitions to the low binary state. At the beginning of the training session, all learning synapses are set to the low binary state. The training procedure of the classifier consists of presenting three repetitions of the same grouped recording trial, together with the appropriate teacher signal. In this condition a random subset of the plastic bi-stable synapses switch state, as prescribed by the stochastic spike-based learning rule described in Section II-G. This procedure is repeated over the entire set of training stimuli, for four different recording trials. At the end of the training procedure the state of the learning synapses is frozen, such that the pre and/or post-synaptic spikes will not cause any more transitions in the synaptic weights.
3) Testing the Neuromorphic Classifier: The testing phase is performed by presenting recordings from the same channels but for two different recording trials. The discrimination threshold, used to separate positive versus negative classification outputs is determined by re-playing all the teaching set to the classifier and by maximizing classifier-s performance. In the current example, the discrimination threshold was found to be at 5.1 Hz. During test trials, the spiking activity of the two pools of neurons is averaged and if it falls above/below the threshold value it is classified as a positive/negative sample. Fig. 10 show examples Fig. 9(b) , i.e., . of successful testing of the two distinct input patterns BOS and REV.
The overall performance of all testing trials is shown in Fig. 11 . The final accuracy of this experiment is of approximately 96% on the test set: all the BOS stimuli were classified correctly and three REV stimuli were misclassified as false positives.
IV. DISCUSSIONS
Spiking neural networks have been shown to be able to carry out complex spatio-temporal processing and classification tasks [34] - [37] . The specific topology of the neural network and the learning mechanisms adopted determine the signal processing ability of the system. These networks represent a promising solution for intelligent BMIs, as they can endow them with the ability to learn to decode neuronal signals into appropriate motor commands. In particular the reservoir computing paradigm is appealing for these types of BMIs because the recurrent population of spiking neurons acts as a pre-processing stage for the readout units, which increases the range of possible functions of the input streams that can be learned by linear combinations of the read-out units. The non-linearities present in the reservoir and the inhomogeneous properties of its computing elements are beneficial for this feature [34] . In BMIs the need of extracting a diverse pool of functions is directly related to a specific computational goal, such as predicting the movement of objects or non-linearly controlling a motor actuator. From the circuit implementation standpoint, the design choice of using asynchronous circuits is advantageous because the events generated from the recorded neural signals tend to be sparse. Therefore the encoding of the addresses in AE is a good solution in term of power consumption.
The mismatch and the limited precision of the analog circuits results in a diversity of responses that might be beneficial in a population coding scheme within the reservoir computing framework. This is also the case for the multi-perceptron network implemented in Section III-D, in which only few perceptrons responded to the trained stimulus. As in this population coding scheme every neuron was tuned to slightly different features, we adopted the "bagging" strategy to muse many weak classifiers in parallel to improve the overall classification performance [38] , [39] .
It has indeed been argued that neuromorphic electronic circuits offer a compact and ultra low-power substrate for implementing optimal on-line learning systems [15] , as well as compact and power-and memory-efficient processing systems that are an attractive alternative to classical von Neumann architectures [40] . Input signals to these types of systems are typically provided by sending AER sequences of spikes from vision/auditory sensors, or produced on conventional computers. The circuits proposed in this paper can be used to create a new source of AEs that translate the activity of real neurons into the the relevant representation for further processing by neuromorphic computing cores. As recent developments are showing how to design neural networks that can optimally learn both feature extraction and pattern classification stages [41] , in principle it is not necessary to detect individual action potentials in the neural recording data, or to carry out elaborate spike-sorting. The circuits presented here can lead to a new generation of compact, low-power, and adaptive BMIs that can be chronically implanted to that can carry out context-dependent learning for optimally driving and controlling prosthetic devices in real-world conditions.
V. CONCLUSIONS
We designed, fabricated, and tested a neural recording and processing system with AER interfacing circuits suitable for transmitting bio-potentials and LFP signals to neuromorphic computing architectures. Salient features of the system are reported in Table II. We interfaced this system with a reconfigurable spiking neural network architecture, endowed with learning abilities. We exploited the parallel, distributed and low-power properties of the neuromorphic architecture to design a hardware reservoir computing framework, implemented as a recurrent neural network with fixed synaptic weights. Using this network we were able to optimally decode dynamic input signals and to configure it as a feature extraction layer capable of providing input to a second layer of on-chip perceptrons. The hardware perceptrons were trained to detect a specific sequence of activations of the recurrent units in a way to respond to a specific sequence of action potentials in the input signal, while ignoring other sequences. This work offers interesting prospectives for future intelligent neural-inspired BMI.
